Timing Driven C-Slow Retiming on RTL for MultiCores on FPGAs
نویسنده
چکیده
In this paper C-Slow Retiming (CSR) on RTL is discussed. CSR multiplies the functionality of cores by adding the same number of registers into each path. The technique is ideal for FPGAs with their already existing registers. Previously publications are limited to adding registers on netlist level, which generates a lot of system verification problems and which is assumed to be the major drawback to use this technology in the modern multicore times. The paper shows how CSR can efficiently be done with timing driven automatic RTL modification. The methodology provided with this paper can be used as guidance for using CSR in high level synthesis (HLS). The paper shows the results of a CSR-ed complex RISC core on RTL implemented on FPGAs.
منابع مشابه
Timing Driven Multi-FPGA Board Partitioning
System level design is increasingly turning towards FPGAs to take advantage of their low cost and fast prototyping. In this paper we present a timing driven partitioning approach for architecturally constrained reconngurable multi-FPGA systems. The partitioning approach using a Path-based clustering based on the attraction function proposed by Kahng et.al 19] followed by FM based min-cut partit...
متن کاملIt’s All About Timing: From Precision RTL Synthesis to Quartus II Software
For today’s advanced FPGAs, accurate timing constraints are important to obtain optimal synthesis and place-and-route results, and play a critical role during timing analysis and verification. The Precision RTL Synthesis timing-driven synthesis engine supports detailed timing constraints such as clock characteristics and timing exceptions. The TimeQuest timing analyzer in the Altera Quartus II ...
متن کاملSimple Symmetric Multithreading in Xilinx FPGAs
Current methods to improve the performance of a microprocessor require significant investments in time and yield larger complicated designs. This paper explores a transformation called C-slow retiming to quickly and automatically convert a standard single threaded microprocessor into a multithreaded microprocessor with improved performance. Our experiments have demonstrated multithread instruct...
متن کاملThe Effects of Datapath Placement and C-Slow Retiming on Three Computational Benchmarks
Two important optimizations within the FPGA design process, C-slow retiming and datapath placement, offer significant benefits for designers. Many have advocated and implemented tools to use these techniques in both automatic and semiautomatic manner [1][2][5] but they have not made their way into conventional FPGA toolflo ws. C-slow retiming[3] is a method of accelerating computations that inc...
متن کاملTight coupling of timing-driven placement and retiming
Retiming is a widely investigated technique for performance optimization. In general, it performs extensive modifications on a circuit netlist, leaving it unclear, whether the achieved performance improvement will still be valid after placement has been performed. This paper presents an approach for integrating retiming into a timing-driven placement environment. The experimental results show t...
متن کامل